



# UNITED STATES PATENT AND TRADEMARK OFFICE

A

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/892,310	06/26/2001	Zheng Qi	BRCMP013B	2328

23363 7590 08/29/2005

CHRISTIE, PARKER & HALE, LLP  
PO BOX 7068  
PASADENA, CA 91109-7068

EXAMINER
----------

SHIFERAW, ELENIA

ART UNIT	PAPER NUMBER
----------	--------------

2136

DATE MAILED: 08/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/892,310

Applicant(s)

QI ET AL.

Examiner

Eleni A. Shiferaw

Art Unit

2136

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 31 May 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-67 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-67 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 26 June 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 5/31/05, 5/2/05
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### Response to the applicant's argument

1. In response to communications filed on May 31, 2005, for request to continue examination, applicant amends claims 1, 22, 44, and 56, and claims 1-67 are pending.
2. Applicant's arguments/amendments, filed on March 2, 2005, with respect to the rejection of claims 1-21 and 44-55 have been fully considered, but they are moot in view of a new ground of rejection.
3. Applicant's arguments/amendments, filed on March 2, 2005, with respect to the rejection of claims 22-43 and 56-67 have been fully considered but are not persuasive.
4. The applicant argues that:
  - a. None of the cited references teach claims 22 and 56 wherein "*initial permutation operation performs reverse operations of the permutation logic.*" (page 19 lines 21-page 20 lines 6).
  - b. Dependent claims 23-43, and 57-67 are allowable based upon their dependency on allowable claims 22 and 56 (page 20 par. 2).

However, Examiner disagrees with applicant.

Art Unit: 2136

Regarding argument (a), Argument is not persuasive. Callum teaches an inverse of the initial permutation (see, col. 4 lines 11-14, and fig. 3 element 311).

Regarding argument (b), examiner disagrees with applicant. Based on the arguments set forth by the examiner for argument (a), the dependent claims stand rejected.

Therefore, the examiner asserts that the system of the prior art, references do teach or suggest the subject matter as recited in independent claims 22 and 56. Dependent claims 23-43, and 57-67 are also rejected at least by virtue of their dependency on independent claims and by other reason set forth in this office action dated August 16, 2005.

Accordingly, rejections for claims 22-43 and 56-67 are respectfully maintained.

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1-3, 5-12, 15, 17-21, 44-46, 48-49, 51-52, and 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kanda et al. (Kanda, U.S. Patent No. 6,769,063 B1) in view of

Callum (U.S. Patent No. 6,320,964 B1), Kamishima (Patent No.: US 6,236,686 B1), and Adler (US patent No.: 4,255,811).

As per claim1, Kanda teaches a cryptography engine for performing cryptographic operations on a data block (Kanda Col. 1 lines 8-15), the cryptography engine comprising:

- a key scheduler configured to provide keys for cryptographic operations (Kanda Col. 7 lines 11-25);

- the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit sequence corresponding to a first portion of the data block (Kanda Col. 15 lines 8-20, Fig. 8A-8D);

- the permutation logic configured to alter a second bit sequence corresponding to the first portion of the data block (Kanda Col. 1 lines 31-46).

Kanda does not explicitly teach multiplexer circuitry having an input stage and an output stage;

- expansion logic coupled to the input stage of the multiplexer circuitry;

- the output of the expansion logic is coupled to the input stage of the multiplexer circuitry;

- permutation logic coupled to the expansion logic;

However Callum teaches multiplexer circuitry having an input stage and an output stage (Callum Fig. 3 No. 32, 48, & 64)

- expansion logic coupled to the input stage of the multiplexer circuitry (Callum Fig. 3 No. 319, & 330);

the output of the expansion logic is coupled to the input stage of the multiplexer circuitry (Callum Fig. 3 No. 319, & 330);

permutation logic coupled to the expansion logic (Callum Fig. 3 No. 319, & 320);

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Callum with in the system of Kanda because it would allow to handle instruction-intensive bit permutations to a cryptographic accelerator (Callum Abstract), by producing a 48-bit outgoing data block based on a 32-bit incoming data block, expanding from 32-bit width to a 48-bit outgoing data block, and accomplishing permutation by selection function (Callum Col. 5 lines 59-67).

Kanda and Callum do not explicitly teach the first and second registers coupled to the output stage of the multiplexer circuitry, wherein the multiplexer circuitry selects between the first and second registers and stores the output of the expansion logic in a selected register;

However Kamishima discloses a multiplexer having two outputs and the two outputs are coupled to two shift registers (Kamishima Fig. 5 No. 19, 13 a, and 13b).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the teachings of Kamishima within the combination system of Kanda and Callum because it would distribute the data supplied from the scrambler into the registers.

Kanda, Callum, and Kamishima do not explicitly disclose  $R \text{ XOR } ((P^{-1})(L))$ , where R is a third bit sequence based on the expanded first bit sequence, and  $((P^{-1})(L))$  is an inverse permutation of a bit sequence,

However Adler discloses a permutation logic (fig. 2 element 22) and inverse permutation logic (fig. 2 element 32), configured to alter any bit sequence of the data block, and reverse/inverse the operation of permutation, respectively (col. 7 lines 16-52), and bit sequence is derived from  $R \text{ XOR } ((P^{-1})(L))$ , where R is a third/any bit sequence based on the expanded first bit sequence, and  $(P^{-1})(L)$  is an inverse permutation of a bit sequence corresponding to a second portion of the data block, the inverse permutation being performed by an inverse permutation logic performing reverse operation of permutation logic (col. 7 lines 45-58, and fig. 2;  $\text{XORING } C_i \dots (P^{-1})$ ).

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to XOR an inverse permutation of a sequence block with a sequence of block (col. 7 line 55). One ordinary skill in the art would have been motivated to do so because it is well known in the art to XOR the reversed operation of permutation with a sequence block for a highly secure cryptography method (col. 3 lines 36-65).

As per claim 44, Kanda teaches an integrated circuit layout associated with a cryptography engine for performing cryptographic operations on a data block, the integrated circuit layout providing information for configuring the cryptography engine (Kanda Col. 1 lines 8-15), the integrated circuit layout comprising:

a key scheduler configured to provide keys for cryptographic operations (Kanda Col. 7 lines 11-25);

the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit sequence corresponding to a first portion of the data block (Kanda Col. 15 lines 8-20, Fig. 8A-8D);

the permutation logic configured to alter a second bit sequence corresponding to the first portion of the data block (Kanda Col. 1 lines 31-46).

Kanda does not explicitly teach multiplexer circuitry having an input stage and an output stage;

expansion logic coupled to the input stage of the multiplexer circuitry;

the output of the expansion logic is coupled to the input stage of the multiplexer circuitry;

permutation logic coupled to the expansion logic;

However Callum teaches multiplexer circuitry having an input stage and an output stage (Callum Fig. 3 No. 32, 48, & 64);

expansion logic coupled to the input stage of the multiplexer circuitry (Callum Fig. 3 No. 319, & 330);

the output of the expansion logic is coupled to the input stage of the multiplexer circuitry (Callum Fig. 3 No. 319, & 330);

permutation logic coupled to the expansion logic (Callum Fig. 3 No. 319, & 320);

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Callum with in the system of Kanda because it would allow to handle instruction-intensive bit permutations to a cryptographic accelerator (Callum Abstract), by producing a 48-bit outgoing data block based on a 32-bit incoming data

block, expanding from 32-bit width to a 48-bit outgoing data block, and accomplishing permutation by selection function (Callum Col. 5 lines 59-67).

Kanda and Callum do not explicitly teach the first and second registers coupled to the output stage of the multiplexer circuitry, wherein the multiplexer circuitry selects between the first and second registers and stores the output of the expansion logic in a selected register;

However Kamishima discloses a multiplexer having two outputs and the two outputs are coupled to two shift registers (Kamishima Fig. 5 No. 19, 13 a, and 13b).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the teachings of Kamishima within the combination system of Kanda and Callum because it would distribute the data supplied from the scrambler into the registers.

Kanda, Callum, and Kamishima do not explicitly disclose  $R \text{ XOR } ((P^{-1})(L))$ , where R is a third bit sequence based on the expanded first bit sequence, and  $((P^{-1})(L))$  is an inverse permutation of a bit sequence,

However Adler discloses a permutation logic (fig. 2 element 22) and inverse permutation logic (fig. 2 element 32), configured to alter any bit sequence of the data block, and reverse/inverse the operation of permutation, respectively (col. 7 lines 16-52), and bit sequence is derived from  $R \text{ XOR } ((P^{-1})(L))$ , where R is a third/any bit sequence based on the expanded first bit sequence, and  $(P^{-1})(L)$  is an inverse permutation of a bit sequence corresponding to a second portion of the data block, the inverse permutation being performed by an inverse permutation logic performing reverse operation of permutation logic (col. 7 lines 45-58, and fig. 2;  $\text{XORING } C_i \dots (P^{-1})$ ).

Art Unit: 2136

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to XOR an inverse permutation of a sequence block with a sequence of block (col. 7 line 55). One ordinary skill in the art would have been motivated to do so because it is well known in the art to XOR the reversed operation of permutation with a sequence block for a highly secure cryptography method (col. 3 lines 36-65).

As per claims 2, and 45, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, further comprising an Sbox configured to alter a third bit sequence corresponding to the portion of the data block compacting the size of the third bit sequence and altering the third bit sequence using Sbox logic (Kanda Col. 10 lines 51- col. 11 lines 15, Col. 3 lines 31-52).

As per claims 3, and 46, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, wherein the cryptography engine is a DES engine (Kanda Col. 14 lines 15-28).

As per claim 5, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the first bit sequence is less than 32 bits (Kanda Col. 2 lines 1-21).

As per claims 6, and 48, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, wherein the first bit sequence is four bits (Kanda Col. 17 lines 9-28).

As per claim 7, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the expanded first bit sequence is less than 48 bits (Kanda Fig. 10).

As per claims 8, and 49, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, wherein the expanded first bit sequence is less than six bits (Kanda Col. 17 lines 9-28).

As per claim 9 Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the third bit sequence is less than 48 bits (Kanda Col. 2 lines 22-39).

As per claim 10, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the third bit sequence is six bits (Kanda Col. 2 lines 22-39).

Art Unit: 2136

As per claim 11 Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the second bit sequence is less than 32 bits (Kanda Col. 2 lines 1-21, col. 10 lines 22-35).

As per claim 12, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the second bit sequence is four bits (Kanda Col. 10 lines 22-35, col. 15 lines 20-53).

As per claims 15, and 55, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Callum teaches the cryptography engine/integrated circuit layout, wherein the expansion logic and the permutation logic are associated with DES operations (Callum Col. 3 lines 32-47, Fig. 3 No. 319 & 320). The rationale for combining are the same bases as claim 1 above.

As per claim 19, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the key scheduler comprises a propagation stage (Kanda Col. 2 lines 1-21).

As per claim 20, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the key scheduler comprises a consumption stage (Kanda Col. 3 lines 30-51).

As per claims 21, and 52, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition, Callum teaches the cryptography engine/integrated circuit layout, wherein a first shift amount for a first key is identified in the determination stage using a first round counter value (Callum Col. 4 lines 46-55, Fig. 5)

As per claim 51, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above. In addition Kanda teaches the cryptography engine/integrated circuit layout, wherein the key scheduler comprises a determination stage (Kanda Col. 15 lines 21-53), a propagation stage (Kanda Col. 2 lines 1-21), and a consumption stage (Kanda col. 3 lines 30-51), and Callum teaches a shift stage (Callum Col. 4 lines 46-Col. 5 lines 5) The rational for combining are the same as claim 22 above.

7. Claims 4, 13-14, 47, and 53-54 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kanda et al. (Kanda, U.S. Patent No. 6,769,063 B1) in view of Callum (U.S. Patent No. 6,320,964 B1), Kamishima (Patent No.: US 6,236,686 B1), and Adler (US patent No.: 4,255,811), and further in view of Steinman et al. (Steinman, U.S. Patent No. 6,591,349 B1).

As per claims 4, and 47, Kanda, Callum, Kamishima, and Adler teach all the subject matter as described above.

Kanda, Callum, and Kamishima do not explicitly teach two 2-to-1 multiplexers on a first level coupled to two 2-to-1 multiplexers on a second level;

However Steinman teaches 2-to-1 multiplexer (Steinman Col. 4 lines 1-13);

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Steinman with in the combination system of Kanda, Callum, Kamishima, and Adler because it would allow to increase the performance of computer memory system by reducing lost clock cycles (Steinman Abstract). Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to have two 2-to-1 multiplexers on a first level coupled to two 2-to-1 multiplexers on a second level because it would allow to increase the performance of DES or triple DES engine as the performance of the computer improved in using 2-to-1 multiplexers. Speeding up the clock cycle improves the performance of DES.

As per claims 13, and 53, Kanda, Callum, Kamishima, Adler and Steinman teach all the subject matter as described above. In addition, Steinman teaches the cryptography engine/integrated circuit layout, wherein the multiplexer circuitry is a two-level multiplexer (Steinman Col. 4 lines 1-13). The rational for combining are the same as claim 4 above.

As per claims 14, and 54, Kanda, Callum, Kamishima, Adler and Steinman teach all the subject matter as described above. In addition, Callum teaches the cryptography engine/integrated circuit layout, wherein the multiplexer is configured to select either initial data (Callum Col. 3 lines 48-61), swapped data, or non-swapped data to provide to the output stage of the multiplexer (Callum Col. 1 lines 39-46, Fig. 3), and Steinman teaches the two-level multiplexer (Steinman Col. 4 lines 1-13). The rational for combining are the same as claim 4 above.

8. Claims 16, and 50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kanda et al. (Kanda, U.S. Patent No. 6,769,063 B1) in view of Callum (U.S. Patent No. 6,320,964 B1), Kamishima (Patent No.: US 6,236,686 B1), Adler (US patent No.: 4,255,811) and Steinman et al. (Steinman, U.S. Patent No. 6,591,349 B1), and further in view of Teppler (U.S. Patent No. 6,792,536 B1).

As per claims 16, and 50, Kanda, Callum, Kamishima, Adler, and Steinman teach all the subject matter as described above.

Kanda, Callum, and Steinman do not explicitly teach performing pipelined key scheduling logic.

However Teppler teaches DES pipelining (Teppler Col. 7 lines 13-25)

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Teppler with in the combination system of Kanda, Callum, Kamishima, Adler, and Steinman because it would allow to have not impacted system performance (Teppler Col. 7 lines 13-25).

9. Claims 22-24, 26-33, 35-40, 43, 56-58, 60-61, 63-64, and 67 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kanda et al. (Kanda, U.S. Patent No. 6,769,063 B1) in view of Callum (U.S. Patent No. 6,320,964 B1).

As per claim 22, Kanda teaches a cryptography engine for performing cryptographic operations on a data block (Kanda Col. 1 lines 8-15), the cryptography engine comprising:

a key scheduler configured to provide keys for cryptographic operations (Kanda Col. 7 lines 11-25);

the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit sequence corresponding to a portion of the data block (Kanda Col. 15 lines 8-20, Fig. 8A-8D);

the permutation logic configured to alter a second bit sequence corresponding to the portion of the data block, whereby altering the second bit sequence performs cryptographic operations on the data block (Kanda Col. 1 lines 31-46); and

the inverse permutation logic performing reverse operations of the permutation logic (Kanda Col. 1 lines 62-67).

Kanda does not explicitly teach multiplexer circuitry having an input stage and an output stage;

expansion logic coupled to the multiplexer circuitry; and

permutation logic coupled to the expansion logic;

However Callum teaches multiplexer circuitry having an input stage and an output stage (Callum Fig. 3 No. 32, 48, & 64);

expansion logic coupled to the multiplexer circuitry (Callum Fig. 3 No. 319, & 330);

permutation logic coupled to the expansion logic (Callum Fig. 3 No. 319, & 320); and

inverse permutation logic coupled to the input stage of the multiplexer circuitry (Callum Fig. 3 No. 311, 64, & 330);

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Callum with in the system of Kanda because

it would allow to handle instruction-intensive bit permutations to a cryptographic accelerator (Callum Abstract), by producing a 48-bit outgoing data block based on a 32-bit incoming data block, expanding from 32-bit width to a 48-bit outgoing data block, and accomplishing permutation by selection function (Callum Col. 5 lines 59-67). And the Inverse permutation output coupled to the multiplexer circuitry would allow to produce an outgoing data block having a different bit order than the incoming data block (Callum Col. 4 lines 8-28).

Kanda and Callum do not explicitly teach the first and second registers coupled to the output stage of the multiplexer circuitry, wherein the multiplexer circuitry selects between the first and second registers and stores the output of the expansion logic in a selected register;

Kanda and Callum do not explicitly teach the first and second registers coupled to the output stage of the multiplexer circuitry, wherein the multiplexer circuitry selects between the first and second registers and stores the output of the expansion logic in a selected register;

However Kamishima discloses a multiplexer having two outputs and the two outputs are coupled to two shift registers (Kamishima Fig. 5 No. 19, 13 a, and 13b).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the teachings of Kamishima within the combination system of Kanda and Callum because it would distribute the data supplied from the scrambler into the registers.

As per claim 56, Kanda teaches an integrated circuit layout associated with a cryptography engine for performing cryptographic operations on a data block, the integrated circuit layout

providing information for configuring the cryptography engine (Kanda Col. 1 lines 8-15), the integrated circuit layout comprising:

- a key scheduler configured to provide keys for cryptographic operations (Kanda Col. 7 lines 11-25);

- the expansion logic configured to expand a first bit sequence having a first size to an expanded first bit sequence having a second size greater than the first size, the first bit sequence corresponding to a portion of the data block (Kanda Col. 15 lines 8-20, Fig. 8A-8D);

- the permutation logic configured to alter a second bit sequence corresponding to the portion of the data block, whereby altering the second bit sequence performs cryptographic operations on the data block (Kanda Col. 1 lines 31-46);

- the inverse permutation logic performs the reverse operations of the permutation logic (Kanda Col. 1 lines 62-67).

Kanda does not explicitly teach multiplexer circuitry having an input stage and an output stage;

- expansion logic coupled to the multiplexer circuitry;

- permutation logic coupled to the expansion logic;

- inverse permutation logic coupled to the input stage of the multiplexer circuitry,

However Callum teaches multiplexer circuitry having an input stage and an output stage (Callum Fig. 3 No. 32, 48, & 64);

- expansion logic coupled to the multiplexer circuitry (Callum Fig. 3 No. 319, & 330);

- permutation logic coupled to the expansion logic (Callum Fig. 3 No. 319, & 320);

inverse permutation logic coupled to the input stage of the multiplexer circuitry (Fig. 3 No. 311, 64, & 330);

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Callum with in the system of Kanda because it would allow to handle instruction-intensive bit permutations to a cryptographic accelerator (Callum Abstract), by producing a 48-bit outgoing data block based on a 32-bit incoming data block, expanding from 32-bit width to a 48-bit outgoing data block, and accomplishing permutation by selection function (Callum Col. 5 lines 59-67). And the Inverse permutation output coupled to the multiplexer circuitry would allow to produce an outgoing data block having a different bit order than the incoming data block (Callum Col. 4 lines 8-28).

Kanda and Callum do not explicitly teach the first and second registers coupled to the output stage of the multiplexer circuitry, wherein the multiplexer circuitry selects between the first and second registers and stores the output of the expansion logic in a selected register;

However Kamishima discloses a multiplexer having two outputs and the two outputs are coupled to two shift registers (Kamishima Fig. 5 No. 19, 13 a, and 13b).

Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the teachings of Kamishima within the combination system of Kanda and Callum because it would distribute the data supplied from the scrambler into the registers.

As per claims 23, and 57, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, further comprising an

Art Unit: 2136

Sbox configured to alter a third bit sequence corresponding to the portion of the data block compacting the size of the third bit sequence and altering the third bit sequence using Sbox logic (Kanda Col. 10 lines 51- col. 11 lines 15, Col. 3 lines 31-52).

As per claims 24, and 58, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, wherein the cryptography engine is a DES engine (Kanda Col. 14 lines 15-28).

As per claim 26, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the first bit sequence is less than 32 bits (Kanda Col. 2 lines 1-21).

As per claims 27, and 60, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, wherein the first bit sequence is four bits (Kanda Col. 17 lines 9-28).

As per claim 28, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the expanded first bit sequence is less than 48 bits (Kanda Fig. 10).

Art Unit: 2136

As per claims 29, and 61, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine/integrated circuit layout, wherein the expanded first bit sequence is less than six bits (Kanda Col. 17 lines 9-28).

As per claim 30, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the third bit sequence is less than 48 bits (Kanda Col. 2 lines 22-39).

As per claim 31, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the third bit sequence is six bits (Kanda Col. 2 lines 22-39).

As per claims 32, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the second bit sequence is less than 32 bits (Kanda Col. 2 lines 1-21, col. 10 lines 22-35).

As per claim 33, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the second bit sequence is four bits (Kanda Col. 10 lines 22-35, col. 15 lines 20-53).

As per claims 43, and 67, Kanda and Callum teach all the subject matter as described above. In addition, Callum teaches the cryptography engine/integrated circuit layout, wherein the

expansion logic and the permutation logic are associated with DES operations (Callum Col. 3 lines 32-47, Fig. 3 No. 319 & 320) The rational for combining are the same bases as claim 1 above.

As per claim 36, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the key scheduler comprises a determination stage (Kanda Col. 15 lines 21-33).

As per claim 37, Kanda and Callum teach all the subject matter as described above. In addition, Callum teaches the cryptography engine, wherein the key scheduler comprises a shift stage (Callum Col. 4 lines 46-col. 5 lines 5) The rational for combining is the same bases as claim 1 above.

As per claim 38, Kanda, and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the key scheduler comprises a propagation stage (Kanda Col. 2 lines 1-21).

As per claim 39, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the key scheduler comprises a consumption stage (Kanda Col. 3 lines 30-51).

As per claims 40, and 64, Kanda and Callum teach all the subject matter as described above. In addition, Callum teaches the cryptography engine/integrated circuit layout, wherein a first shift amount for a first key is identified in the determination stage using a first round counter value (Callum Col. 4 lines 46-55, Fig. 5)

As per claim 35, Kanda and Callum teach all the subject matter as described above. In addition, Kanda teaches the cryptography engine, wherein the key scheduler comprises a plurality of stages (Kanda Col. 1 lines 18-67).

As per claim 63, Kanda and Callum teach all the subject matter as described above. In addition Kanda teaches the cryptography engine/integrated circuit layout, wherein the key scheduler comprises a determination stage (Kanda Col. 15 lines 21-53), a propagation stage (Kanda Col. 2 lines 1-21), and a consumption stage (Kanda col. 3 lines 30-51), and Callum teaches a shift stage (Callum Col. 4 lines 46-Col. 5 lines 5) The rationale for combining are the same as claim 22 above.

10. Claims 25, 41-42, 59 and 65-66 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kanda et al. (Kanda, U.S. Patent No. 6,769,063 B1) in view of Callum (U.S. Patent No. 6,320,964 B1), and in further view of Steinman et al. (Steinman, U.S. Patent No. 6,591,349 B1).

As per claims 25, and 59, Kanda and Callum teach all the subject matter as described above.

Kanda and Callum do not explicitly teach two 2-to-1 multiplexers on a first level coupled to two 2-to-1 multiplexers on a second level;

However Steinman teaches 2-to-1 multiplexer (Steinman Col. 4 lines 1-13);

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Steinman with in the combination system of Kanda and Callum because it would allow to increase the performance of computer memory system by reducing lost clock cycles (Steinman Abstract). Therefore it would have been obvious to one having ordinary skill in the art at the time of the invention was made to have two 2-to-1 multiplexers on a first level coupled to two 2-to-1 multiplexers on a second level because it would allow to increase the performance of DES or triple DES engine as the performance of the computer improved in using 2-to-1 multiplexers. Speeding up the clock cycle improves the performance of DES.

As per claims 41, and 65, Kanda, Callum, and Steinman teach all the subject matter as described above. In addition, Steinman teaches the cryptography engine/integrated circuit layout, wherein the multiplexer circuitry is a two-level multiplexer (Steinman Col. 4 lines 1-13). The rational for combining are the same as claim 4 above.

As per claims 42, and 66, Kanda and Callum teach all the subject matter as described above. In addition, Callum teaches the cryptography engine/integrated circuit layout, wherein the multiplexer is configured to select either initial data (Callum Col. 3 lines 48-61), swapped data, or non-swapped data to provide to the output stage of the multiplexer (Callum Col. 1 lines 39-46,

Fig. 3), and Steinman teaches the two-level multiplexer (Steinman Col. 4 lines 1-13). The rationale for combining are the same as claim 4 above.

11. Claims 34, and 62 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kanda et al. (Kanda, U.S. Patent No. 6,769,063 B1) in view of Callum (U.S. Patent No. 6,320,964 B1), and Steinman et al. (Steinman, U.S. Patent No. 6,591,349 B1), and in further view of Teppler (U.S. Patent No. 6,792,536 B1).

As per claims 34, and 62, Kanda, Callum, and Steinman teach all the subject matter as described above.

Kanda, Callum, and Steinman do not explicitly teach performing pipelined key scheduling logic.

However Teppler teaches DES pipelining (Teppler Col. 7 lines 13-25)

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to employ the teachings of Teppler with in the combination system of Kanda, Callum, and Steinman because it would allow to have not impacted system performance (Teppler Col. 7 lines 13-25).


12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eleni A Shiferaw whose telephone number is 703-305-0326. The examiner can normally be reached on Mon-Fri 8:00am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz R Sheikh can be reached on 703-305-9648. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Eleni Shiferaw

Art Unit 2136  
August 16, 2005

  
AYAZ SHEIKH  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100